CLAIM LISTING

No claims have been amended, canceled, or added. A Claim Listing is provide\ as a courtesy.

1.   (Previously Presented) A method, comprising:

allocating an original percentage of bandwidth or number of accesses tc memory by a memory controller; and

increasing the bandwidth or number of accesses allocated to the n emory controller to a percentage higher than the original percentage of bandwidth or nun ber of accesses allocated when accesses to memory by the memory controller is less tl in the original percentage of bandwidth or number of accesses allocated to the memory con roller; and

decreasing the bandwidth or number of accesses allocated to the n emory controller to a percentage lower than an original bandwidth or number of accesses al)cated when accesses to memory by the memory controller are more than the original percen age of bandwidth or number of accesses allocated to the memory controller.

2.   (Original) The method of claim 1, further comprising:

setting a window of time to monitor the percentage of bandwidth or nun ber of accesses to memory by the memory controller; and

measuring the percentage of bandwidth used or number of accesses to memory by the memory controller during the window of time.

3.   (Original) The method of claim 1, further comprising applying a mask to increa ;e the bandwidth or number of accesses allocated to the memory controller to a percentage hi ;her than the original percentage of bandwidth or number of accesses allocated when acces\ \s to memory by the memory controller are less than the original percentage of bandwidth o number of accesses allocated to the memory controller.

4.   (Original) The method of claim 1, further comprising applying a mask to decre: se the

42P8917D   -3-   Examiner: McLean-May , K. N.
Serial No. 10/628,990   Art Ui t: 2187

PAGE 8/36 * RCVD AT 6/6/2006 6:25:01 PM [Eastern Daylight Time] * SVR:USPTO-EFXRF-5/6 * DNIS:2738300 * CSID:2062928606 * DURATION (mm-ss):08-56

bandwidth or number of accesses allocated to the memory controller to a percentage l(wer than an original bandwidth or number of accesses allocated when accesses to memory)y the memory controller are less than the original percentage of bandwidth or number of acc :sses allocated to the memory controller.

5.   (Previously Presented) An article of manufacture article of manufacture, comp ising:

        a machine-accessible medium including data that, when accessed by a machine, cause the machine to perform the operations comprising,

                allocating an original percentage of bandwidth or number of acc :sses to memory by a memory controller;

                increasing the bandwidth or number of accesses allocated to the memory controller to a percentage higher than the original percentage of bandwidth or number of accesses allocated when accesses to memory by the memory controller are l :ss than the original percentage of bandwidth or number of accesses allocated to the mem(ry controller; and

                decreasing the bandwidth or number of accesses allocated to the memory controller to a percentage lower than an original bandwidth or number of acce ises allocated when accesses to memory by the memory controller are more than the origin: l percentage of bandwidth or number of accesses allocated to the memory controller.

6.   (Original) The article of manufacture of claim 5, wherein the machine-acc :ssible medium further includes data that cause the machine to perform operations comprising

                setting a window of time to monitor the percentage of bandwidth or nun ber of accesses to memory by the memory controller; and

                measuring the percentage of bandwidth used or number of accesses to memory by the memory controller during the window of time.

7.   (Original) The article of manufacture of claim 5, wherein the machine-accessib ₃ medium further includes data that cause the machine to perform operations comprising applying a mask to increase the bandwidth or number of accesses allocated to the mem)ry controller to a percentage higher than the original percentage of bandwidth or number ₁ f

42P8917D   -4-   Examiner: McLean-May ⋅ K. N.
Serial No. 10/628,990   Art U₁ t: 2187

PAGE 9/36 * RCVD AT 6/6/2006 6:25:01 PM [Eastern Daylight Time] * SVR:USPTO-EFXRF-5/6 * DNIS:2738300 * CSID:2062928606 * DURATION (mm-ss):08-56

accesses allocated when accesses to memory by the memory controller are less than th :
original percentage of bandwidth or number of accesses allocated to the memory contr ller.

8.   (Original) The article of manufacture of claim 5, wherein the machine-accessib e
medium further includes data that cause the machine to perform operations comprisinₜ
applying a mask to decrease the bandwidth or number of accesses allocated to the men ory
controller to a percentage lower than an original bandwidth or number of accesses allo ated
when accesses to memory by the memory controller are less than the original percenta e of
bandwidth or number of accesses allocated to the memory controller.

9.   (Previously Presented) An apparatus, comprising:
             a chipset having:
                  a processor having an original percentage of memory bandwidth or
number of memory accesses allocated to it; and
                  a memory controller to increase the percentage of memory band vidth
or the number of memory accesses allocated to the processor when the actual percentaₜ e of
bandwidth or number of accesses to the memory by the processor is less than the origiₙ al
percentage of bandwidth or number of accesses allocated to the processor, the memory
controller further to decrease the percentage of memory bandwidth or the number of m mory
accesses allocated to the processor when the actual percentage of bandwidth or numbeɪ of
memory accesses by the processor is more than the original percentage of memory
bandwidth or number of memory accesses allocated to the processor.

10.   (Previously Presented) The apparatus of claim 9, further comprising:
             a first register in the memory controller to set the percentage of memorᵧ
bandwidth or the number of memory accesses allocated to the processor;
             a second register in the memory controller to set a window of time to mₙ nitor
percentage of memory bandwidth or number of memory accesses used by the processo ; and
             a counter in the memory controller to measure percentage of memory
bandwidth used or number of memory accesses by the processor during the window of ime.

42P8917D   -5-   Examiner: McLean-May · K. N.
Serial No. 10/628,990   Art Uₙ t: 2187

PAGE 10/36 * RCVD AT 6/6/2006 6:25:01 PM [Eastern Daylight Time] * SVR:USPTO-EFXRF-5/6 * DNIS:2738300 * CSID:2062928606 * DURATION (mm-ss):08-56

11.   (Previously Presented) The apparatus of claim 10, wherein the memory contro er further comprises a mask to increase the percentage of memory bandwidth or the num er of memory accesses allocated to the processor when memory accesses by the processor i: less than the percentage of memory bandwidth or the number of memory accesses allocate to the processor.

12.   (Previously Presented) The apparatus of claim 10, wherein the memory control er further comprises a mask to decrease the percentage of memory bandwidth or the num er of memory accesses allocated to the processor when memory accesses by the processor is more than the percentage of memory bandwidth or the number of memory accesses allocate to the processor.

13.   (Previously Presented) The apparatus of claim 9, wherein the chipset further comprises:

a graphics memory having an original percentage of graphics memory bandwidth or number of graphics memory accesses allocated to it; and

a graphics controller to increase the percentage of graphics memory bandwidth or the number of graphics memory accesses allocated to the graphics memo y when the actual percentage of graphics memory bandwidth or number of graphics men ory accesses is less than the original percentage of graphics memory bandwidth or number f graphics memory accesses allocated to the graphics memory, the graphics controller fu ther to decrease the percentage of graphics memory bandwidth or the number of graphics n mory accesses allocated to the graphics memory when the actual percentage of graphics men ory bandwidth or number of graphics memory accesses is more than the original percentag of graphics memory bandwidth or number of graphics memory accesses allocated to the graphics memory.

14.   (Previously Presented) The apparatus of claim 13, wherein the chipset further comprises one or more input/output (I/O) devices, an individual I/O device having an o iginal percentage of graphics memory bandwidth or number of graphics memory accesses all cated to it, the graphics controller to increase the percentage of graphics memory bandwidth r the

42P8917D   -6-   Examiner: McLean-May K. N.
Serial No. 10/628,990   Art Ur t: 2187

PAGE 11/36 * RCVD AT 6/6/2006 6:25:01 PM [Eastern Daylight Time] * SVR:USPTO-EFXRF-5/6 * DNIS:2738300 * CSID:2062928606 * DURATION (mm-ss):08-56

number of graphics memory accesses allocated to the one or more I/O devices when tl ₂ actual percentage of graphics memory bandwidth or number of graphics memory acce ses is less than the original percentage of graphics memory bandwidth or number of graphic: memory accesses allocated to the one or more I/O devices, the graphics controller furt er to decrease the percentage of graphics memory bandwidth or the number of graphics mei ₁ory accesses allocated to the one or more I/O devices when the actual percentage of graphi ₂s memory bandwidth or number of graphics memory accesses is more than the original percentage of graphics memory bandwidth or number of graphics memory accesses al₁ ₂cated to the one or more I/O devices.

15.   (Previously Presented) The apparatus of claim 13, wherein the processor furthe · includes an original percentage of graphics memory bandwidth or number of graphics memory accesses allocated to it, the graphics controller to increase the percentage of g aphics memory bandwidth or the number of graphics memory accesses allocated to the proce: ₁or when the actual percentage of graphics memory bandwidth or number of graphics men ory accesses is less than the original percentage of graphics memory bandwidth or number ₂f graphics memory accesses allocated to the processor, the graphics controller further to decrease the percentage of graphics memory bandwidth or the number of graphics mer ory accesses allocated to the processor when the actual percentage of graphics memory bandwidth or number of graphics memory accesses is more than the original percentag : of graphics memory bandwidth or number of graphics memory accesses allocated to the processor.

16.   (Previously Presented) The apparatus of claim 9, wherein the chipset further comprises a graphics memory having an original percentage of graphics memory band· ₁idth or number of graphics memory accesses allocated to it, the graphics memory to increas : the percentage of graphics memory bandwidth or the number of graphics memory accesse₁ allocated to itself when an actual percentage of graphics memory bandwidth or numbe₁ of graphics memory accesses is less than the original percentage of graphics memory ban· width or number of graphics memory accesses allocated to itself, the graphics memory furthe to decrease the percentage of graphics memory bandwidth or the number of graphics men ory

42P8917D   -7-   Examiner: McLean-May · K. N.
Serial No. 10/628,990   Art U₁ t: 2187

accesses allocated to itself when the actual percentage of graphics memory bandwidth)r number of graphics memory accesses is more than the original percentage of graphics memory bandwidth or number of graphics memory accesses allocated to itself.

17.   (Previously Presented) The apparatus of claim 16, wherein the chipset further comprises one or more input/output (I/O) devices, an individual I/O device having an (riginal percentage of graphics memory bandwidth or number of graphics memory accesses all)cated to it, the graphics memory to increase the percentage of graphics memory bandwidth o the number of graphics memory accesses allocated to the one or more I/O devices when th : actual percentage of graphics memory bandwidth or number of graphics memory acce: :es is less than the original percentage of graphics memory bandwidth or number of graphics memory accesses allocated to the one or more I/O devices, the graphics memory furthe · to decrease the percentage of graphics memory bandwidth or the number of graphics men ory accesses allocated to the one or more I/O devices when the actual percentage of graphi s memory bandwidth or number of graphics memory accesses is more than the original percentage of graphics memory bandwidth or number of graphics memory accesses all ·cated to the one or more I/O devices.

18.   (Previously Presented) The apparatus of claim 16, wherein the processor furthe includes an original percentage of graphics memory bandwidth or number of graphics memory accesses allocated to it, the graphics memory to increase the percentage of gra)hics memory bandwidth or the number of graphics memory accesses allocated to the proces or when an actual percentage of graphics memory bandwidth or number of graphics mem· ry accesses is less than the original percentage of graphics memory bandwidth or number)f graphics memory accesses allocated to the processor, the graphics memory further to decrease the percentage of graphics memory bandwidth or the number of graphics men ory accesses allocated to the processor when the actual percentage of graphics memory bandwidth or number of graphics memory accesses is more than the original percentag· of graphics memory bandwidth or number of graphics memory accesses allocated to the processor.

19.   (Previously Presented) The apparatus of claim 9, wherein the chipset further comprises one or more input/output (I/O) devices having an original percentage of me aory bandwidth or number of memory accesses allocated to it, wherein the memory control or is to increase the percentage of memory bandwidth or the number of memory accesses allo ated to the one or more I/O devices when an actual percentage of memory bandwidth or nu ber of memory accesses by the one or more I/O devices is less than the original percentage of memory bandwidth or number of memory accesses allocated to the one or more I/O de ices, the memory controller further to decrease the percentage of memory bandwidth or the number of memory accesses allocated to the one or more I/O devices when the actual percentage of memory bandwidth or number of memory accesses by the one or more I O devices is more than the original percentage of memory bandwidth or number of mem ry accesses allocated to the one or more I/O devices.

20.   (Previously Presented) An apparatus, comprising:

a processor having an original percentage of memory bandwidth or num er of memory accesses allocated to it, the processor having further a memory controller to ir crease the percentage of memory bandwidth or the number of memory accesses allocated to tl e processor when the actual percentage of bandwidth or number of accesses to the memc y by the processor is less than the original percentage of bandwidth or number of accesses allocated to the processor, the memory controller further to decrease the percentage of memory bandwidth or the number of memory accesses allocated to the processor when the actual percentage of bandwidth or number of memory accesses by the processor is mor : than the original percentage of memory bandwidth or number of memory accesses allocated to the processor.

21.   (Previously Presented) The apparatus of claim 20, further comprising:

a first register in the memory controller to set the percentage of memory bandwidth or the number of memory accesses allocated to the processor;

a second register in the memory controller to set a window of time to m nitor percentage of memory bandwidth or number of memory accesses used by the processo ; and

42P8917D   -9-   Examiner: McLean-May ι K. N.
Serial No. 10/628,990   Art Ui t: 2187

PAGE 14/36 * RCVD AT 6/6/2006 6:25:01 PM [Eastern Daylight Time] * SVR:USPTO-EFXRF-5/6 * DNIS:2738300 * CSID:2062928606 * DURATION (mm-ss):08-56

a counter in the memory controller to measure percentage of memory bandwidth used or number of memory accesses by the processor during the window of time.

22.   (Previously Presented) The apparatus of claim 20, wherein the memory control er further comprises a mask to increase the percentage of memory bandwidth or the numl er of memory accesses allocated to the processor when memory accesses by the processor is less than the percentage of memory bandwidth or the number of memory accesses allocate to the processor.

23.   (Previously Presented) The apparatus of claim 20, wherein the memory control er further comprises a mask to decrease the percentage of memory bandwidth or the num er of memory accesses allocated to the processor when memory accesses by the processor is more than the percentage of memory bandwidth or the number of memory accesses allocate to the processor.

24.   (Previously Presented) A method, comprising:

allocating to a processor an original percentage of memory bandwidth c · number of memory accesses;

increasing the memory bandwidth or number of memory accesses alloc ated to the processor to a percentage higher than the original percentage of memory bandw dth or number of memory accesses allocated to the processor when actual accesses to mem ry by the processor is less than the original percentage of memory bandwidth or num er of memory accesses allocated to the processor; and

decreasing the bandwidth or number of accesses allocated to the proces or to a percentage lower than an original memory bandwidth or number of memory at cesses allocated to the processor when actual accesses to memory by the memory control er are more than the original percentage of bandwidth or number of accesses allocated to the processor.

25.   (Previously Presented) The method of claim 24, further comprising:

setting a window of time to monitor the percentage of bandwidth or nun ber of

accesses to memory by the processor; and

measuring the percentage of bandwidth used or number of accesses to memory by the processor during the window of time.

26.   (Previously Presented) The method of claim 25, further comprising applying a nask to increase the bandwidth or number of accesses allocated to the processor to a percenı ıge higher than the original percentage of bandwidth or number of accesses allocated wheı accesses to memory by the processor are less than the original percentage of bandwidtl or number of accesses allocated to the processor.

27.   (Previously Presented) The method of claim 25, further comprising applying a ınask to decrease the bandwidth or number of accesses allocated to the processor to a perceı ıage lower than an original bandwidth or number of accesses allocated when accesses to mı nory by the processor are less than the original percentage of bandwidth or number of acceı ses allocated to the processor .

28.   (Previously Presented) The apparatus of claim 24, further comprising:

allocating to a graphics controller an original percentage of memory bandwidth or number of memory accesses;

increasing the memory bandwidth or number of memory accesses alloc ıted to the graphics controller to a percentage higher than the original percentage of n ːmory bandwidth or number of memory accesses allocated to the graphics controller when actual accesses to memory by the graphics controller is less than the original percentage of n ːmory bandwidth or number of memory accesses allocated to the graphics controller; and

decreasing the bandwidth or number of accesses allocated to the gı ıphics controller to a percentage lower than an original memory bandwidth or number of mː ːmory accesses allocated to the graphics controller when actual accesses to memory by the mː ːmory controller are more than the original percentage of bandwidth or number of aı cesses allocated to the graphics controller.

29.   (Previously Presented) The apparatus of claim 24, further comprising:

42P8917D   -11-   Examiner: McLean-Maː o K. N.
Serial No. 10/628,990   Art Uı t: 2187

PAGE 16/36 * RCVD AT 6/6/2006 6:25:01 PM [Eastern Daylight Time] * SVR:USPTO-EFXRF-5/6 * DNIS:2738300 * CSID:2062928606 * DURATION (mm-ss):08-56

allocating to one or more input/output (I/O) devices an original percent ge of memory bandwidth or number of memory accesses;

increasing the memory bandwidth or number of memory accesses allo ated to the one or more I/O devices to a percentage higher than the original percentage of r emory bandwidth or number of memory accesses allocated to the one or more I/O device when actual accesses to memory by the one or more I/O devices is less than the original per entage of memory bandwidth or number of memory accesses allocated to the one or m re I/O devices; and

decreasing the bandwidth or number of accesses allocated to the one (· more I/O devices to a percentage lower than an original memory bandwidth or number of n emory accesses allocated to the one or more I/O devices when actual accesses to memory by the memory controller are more than the original percentage of bandwidth or number of a cesses allocated to the one or more I/O devices.

42P8917D   -12-   Examiner: McLean-Ma; o K. N.
Serial No. 10/628,990   Art U₁ t: 2187

PAGE 17/36 * RCVD AT 6/6/2006 6:25:01 PM [Eastern Daylight Time] * SVR:USPTO-EFXRF-5/6 * DNIS:2738300 * CSID:2062928606 * DURATION (mm-ss):08-56